BEST AVAILABLE COPY

PTO/SB/08A (10-01) Approved for use through 19/31/2002. OMB 0651-0031 U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

			The state of the s	HOURSTON GIVES & COMMENCE & ASING CHARD COUNTY LITTLE BELL	
Substitute for form 1449A/PTO			Complete If Known		
11/20/214 12/21		_	Application Number	10/626718	
			Filing Date	July 25, 2003	
STATEMENT BY A	IPPLICANI		First Named Inventor	MIURA et al.	
			Art Unit	Unassigned 2818	
Sheet 1 of 1			Examiner Name	Unassigned LONG TRAN	
1	of	1	Attorney Docket Number	\$00.33045CC3	
	of form 149APTO INFORMATION DIS	o for form 1449APTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (USE 25 MAIN Sheets 25 NOCESSAIN)	INFORMATION DISCLOSURE STATEMENT BY APPLICANT (USE 25 MERIT Sheets as necessary)	INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary) Application Number Filing Date First Named Inventor Art Unit Examiner Name	

<u> </u>			U.S. PATENT	DOCUMENTS	-
Examiner Initials'	Cite No.	Document Number Number-Kind Code ² (# known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Floures Appear
K		US-4,839,306	06/1989	Wakamatsu	ENVICE ADDICAT
He.		US-4,842,675	06/1989	Chapman et al.	
VI		US-4,860,070	Q8/1989	Arimoto et al.	
W		US-4,890,147 ·	12/1989	Teng et al.	
W		US-5,079,181	01/1992	Shimizu et al.	
THE		US-5,258,332	11/1993	Horioka et al.	
W		US-5,293,512	03/1994	Nishigoori et al.	
1106		US-5,298,782	05/1994	Sundaresan	
THE.		US-5,329,138	07/1994	Mitani et al.	
4		US-5,332,683	07/1994	Miyashita et al.	
W.		US-5,386,131	01/1985	Sato	
wu_		US-5,428,239	08/1995	Okumura et al.	
UEL		US-5,461,248	10/1995	Jun	

		SU PAIENI PO	COMENIS		
Cite	Foreign Patent Document	Distillantian	Country		
Initials' No.'	Country Code ³ -Number -Kind Code *(# Intown)	Date MM-DD-YYYY			70
	JP 3-96249	04/1991	Japan (Abstract only)		$\overline{}$
<u> </u>	JP 3-236283	10/1991	Japan		$\overline{}$
	JP 4-127433	04/1992	Japan (Abstract only)		
					$\overline{}$
Residua	of Stress Measurement in Silicon Substrates a	fter Thermal Oxidation	JSME Int'l Journal, Series A. V	ol. 36, No. 3, 1993, pages 302-3	38
ecesse	d Oxide Locus Processes", Silicon Processing	for the VLSI Era, Vol.	II, page 28, 2,3		
Develop	ment of a Stress Simulation Program For Sen	niconductor Devices C	onsidering Their Fabricaling Proc	ess*, Computational Mechanics	91
Two-E	Imensional Thermal Oddation Simulator Usin	g Visco-Elastic Stress	Analysis", IEDM, 1989, pages 68	5-698	
Frame	d Recess Oxide Schme For Disclocation-Free				
Simi's I	Beak Sten Local Christolian Tachasta Sasaih	Ja (a-) 8 Ot O' F.			
E	Residu: ecesse evelop onf. on Two-E Frame 32-936	Cite No.¹ Country Code³-Number′-Kind Code ⁴(Finoun) JP 3-96249 JP 3-96249 JP 3-236283 JP 4-127433 Residual Stress Measurement In Silicon Substrates a scressed Oxide Locos Processes*, Silicon Processing level opment of a Stress Simulation Program For Ser onf. on Comp. Eng. Sci. 1991, pages 880-883. Two-Dimensional Thermal Oxidation Simulator Usin Framed Recess Oxide Schme For Disclocation-Free 32-938	Cite No.¹ Country Code³-Number′-Kind Code ⁴(# known) JP 3-96249 JP 3-96249 JP 3-235283 JP 4-127433 OTHER DOCUME Residual Stress Measurement In Silicon Substrates after Thermal Oxidation excessed Oxide Locos Processes*, Silicon Processing for the VLSI Era, Vol. evelopment of a Stress Simulation Program For Semiconductor Devices Conf. on Comp. Eng. Sci. 1991, pages 880-883 Two-Dimensional Thermal Oxidation Simulator Using Visco-Elastic Stress Framed Recess Oxide Schme For Disclocation-Free Planar Si Structures*. 32-938	Country Code ³ -Number ⁴ -Kind Code ⁶ (# known) JP 3-96249 Q4/1991 Japan (Abstract only) JP 3-236283 10/1991 Japan (Abstract only) OTHER DOCUMENTS Residual Stress Measurement in Silicon Substrates after Thermal Oxidation*, JSME Int Journal, Serias A, V excessed Oxide Locus Processes*, Silicon Processing for the VLSI Era, Vol. II, page 28, 2.3 evelopment of a Stress Simulation Program For Semiconductor Devices Considering Their Fabricating Processing for the VLSI Era, Vol. II, page 28, 2.3 evelopment of a Stress Simulation Program For Semiconductor Devices Considering Their Fabricating Processing for the VLSI Era, Vol. II, page 28, 2.3 evelopment of a Stress Simulation Program For Semiconductor Devices Considering Their Fabricating Processing Oxide Schme For Disclocation-Free Planar Si Structures*, SOLID-STATE SCIENCE AND 132-938	Cite No. 1 Country Code* Number* Hand Code *(# known) MM-DD-YYYY Publication Oate MM-DD-YYYY Pages (Columns, Lines, Where Raiovant Passages or Relevant Figurea Appear JP 3-96249 O4/1991 Japan (Abstract only) JP 3-236283 10/1991 Japan JP 4-127433 O4/1992 Japan (Abstract only) OTHER DOCUMENTS Residual Stress Measurement in Silicon Substrates after Thermal Oxidation*, JSME Intil Journal, Serias A, Vol. 36, No. 3, 1993, pages 302-30 evelopment of a Stress Simulation Program For Semiconductor Devices Considering Their Fabricating Process*, Computational Mechanics onf. on Comp. Eng. Sci. 1991, pages 880-863 Two-Olmensional Thermal Oxidation Simulator Using Visco-Elastic Stress Analysis*, IEDM, 1989, pages 695-668 Framed Recess Oxide Schme For Disclocation-Free Planar Si Structures*, SOLID-STATE SCIENCE AND TECHNOLOGY, Vol. 125, No. 6 Framed Recess Oxide Schme For Disclocation-Free Planar Si Structures*, SOLID-STATE SCIENCE AND TECHNOLOGY, Vol. 125, No. 6 Framed Recess Oxide Schme For Disclocation-Free Planar Si Structures*, SOLID-STATE SCIENCE AND TECHNOLOGY, Vol. 125, No. 6

Examiner	LONG	TRAN	Date	11/01/04
Signature	-0 4	1177110	Considered	11/01/04

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Oraw tine through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

[&]quot;Applicant's unique citation designation number (optional). See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard St.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by the appropriate symbols as Indicated on the document under WIPO Standard St. 16 if possible. Applicant is to place a check mark here if English language Translation is attached.